In 2018 Design, Automation Test in Europe Conference Exhibition (DATE)Ībdessaied N, Amy M, Soeken M, Drechsler R (2016) Technology mapping of reversible circuits to Clifford+ T quantum circuits. Efficient mapping of quantum circuits to the IBM QX architectures. Thapliyal H, Munoz-Coreas E, Varun TSS, Humble T (2019) Quantum circuit designs of integer division optimizing T-count and T-depth. In Proceedings of the International Workshop on Logic and Synthesis. Logical-depth-oriented reversible logic synthesis. Jayashree HV, Thapliyal H, Arabnia HR, Agrawal VK (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Gaur HM, Singh AK, Ghanekar U (2015) A review on online testability for reversible logic. In: International Conference on Reversible Computation, Springer, Cham. In: 2011 41st IEEE International Symposium on Multiple-Valued Logic IEEE, pp 288–293ĭe Almeida AA, Dueck GW, da Silva ACR (2019) Efficient realization of toffoli and ncv circuits for IBM QX architectures. Miller DM, Wille R, Sasanian Z (2011) Elementary quantum gate realizations for multiple-control Toffoli gates. In: 2018 8th International Symposium on Embedded Computing and System Design (ISED) IEEE, pp 58–62 J Electron Test 35(4):441–457ĭe Almeida AA, Dueck GW, da Silva AC (2018) Efficient realizations of CNOT gates in IBM’s quantum computers. Handique M, Biswas S, Deka JK (2019) Test generation for bridging faults in reversible circuits using path-level expressions. In International Conference on Reversible Computation, Springer, Cham, pp 141–147 Controlled and uncontrolled swap gates in reversible logic synthesis. In: 2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM) IEEE, pp 1–6 Nashiry MA, Rice JE (2017) A reversible majority voter circuit and applications. Nashiry MA, Rice JE (2019) Achieving fault tolerance in reversible computing. Khan MH (2013) Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions. Khan MH, Rice JE (2018) First steps in creating online testable reversible sequential circuits. Kalantari Z, Eshghi M, Mohammadi M, Jassbi S (2019) Low-cost and compact design method for reversible sequential circuits.
In: 2015 IEEE International Symposium on Multiple-Valued Logic IEEE, pp 8–13 Nashiry MA, Bhaskar GG, Rice JE (2015) Online testing for three fault models in reversible circuits. International colloquium on automata, languages, and programming. J Supercomput 71(7):2668–2693īabu HMH, Mia MS, Biswas AK (2017) Efficient techniques for fault detection and correction of reversible circuits. Kotiyal S, Thapliyal H, Ranganathan N (2015) Reversible logic based multiplication computing unit using binary tree data structure. IBM J Res Dev 5(3):183–191īennett CH, Landauer R (1985) The fundamental physical limits of computation. Landauer R (1961) Irreversibility and heat generation in the computing process. The analysis and comparison depict that all new proposed designs have optimized the existing works in terms of performance variables, including quantum cost, number of T gates, and T-depth of the circuit. It has also displayed some efficient designs of the reversible parallel-to-serial converter with parity capability and low-cost design of the control unit for a reversible self-controlled serial adder system.
It has been shown that by partial changes in the direct technique, quantum cost and other cost metrics have been improved. This paper has proposed an optimized version of direct feedback technique without any flip-flops and is performed on several samples of reversible circuits design, such as counters and shift registers. There is the principle to look for efficient reversible circuits composed of Clifford + T gates by optimizing quantum cost, the number of T gates, and particularly the T-depth of the circuit, which depends on the type and layout of the reversible gates used in the function. The replacement technique leads to high quantum cost. So far, the direct and replacement techniques have been used in the reversible sequential circuits design. Recently, the synthesis of reversible sequential circuits has attracted researchers’ attention for implementing low-power logic designs.